Raspberry Pi /RP2350 /SIO /INTERP0_CTRL_LANE0

Right-rotate applied to accumulator before masking. By appropriately configuring the masks, left and right shifts can be synthesised.

The least-significant bit allowed to pass by the mask (inclusive)

The most-significant bit allowed to pass by the mask (inclusive) Setting MSB < LSB may cause chip to turn inside-out

If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.

If 1, feed the opposite lane’s accumulator into this lane’s shift + mask hardware. Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)

If 1, feed the opposite lane’s result into this lane’s accumulator on POP.

If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result.

ORed into bits 29:28 of the lane result presented to the processor on the bus. No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence of pointers into flash or SRAM.

Only present on INTERP0 on each core. If BLEND mode is enabled:

• LANE1 result is a linear interpolation between BASE0 and BASE1, controlled by the 8 LSBs of lane 1 shift and mask value (a fractional number between 0 and 255/256ths)
• LANE0 result does not have BASE0 added (yields only the 8 LSBs of lane 1 shift+mask value)
• FULL result does not have lane 1 shift+mask value added (BASE2 + lane 0 shift+mask) LANE1 SIGNED flag controls whether the interpolation is signed or unsigned.

Indicates if any masked-off MSBs in ACCUM0 are set.

Indicates if any masked-off MSBs in ACCUM1 are set.

Set if either OVERF0 or OVERF1 is set.